Hybrid LS-DYNA
With the recent growth of multi-core chips, scalibility of pure MPP LS-DYNA beyond 128 cores has shown degration due to several factors including latency and network communications. LSTC has recently developed a new code named “Hybrid LS-DYNA” that provides sustained scalibility for large number of cores and also yields digit-2-digit repeatibility when changing the number…











